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Abstract
Programmers of parallel processes that communicate through shared globally distributed data
structures (DDS) face a dicult choice. Either they must explicitly program DDS management,
by partitioning or replicating it over multiple distributed memory modules, or be content with
a high latency coherent (sequentially consistent) memory abstraction that hides the DDS' dis-
tribution. We present Mermera, a new formalism and system that enable a smooth spectrum
of noncoherent shared memory behaviors to coexist between the above two extremes. Our ap-
proach allows us to dene known noncoherent memories in a new simple way, to identify new
memory behaviors, and to characterize generic mixed-behavior computations. The latter are
useful for programming using multiple behaviors that complement each others' advantages.
On the practical side, we show that the large class of programs that use asynchronous iterative
methods (AIM) can run correctly on slow memory, one of the weakest, and hence most ecient
and fault-tolerant, noncoherence conditions. An example AIM program to solve linear equations,
is developed to illustrate: (1) the need for concurrently mixing memory behaviors, and, (2) the
performance gains attainable via noncoherence. Other program classes tolerate weak memory
consistency by synchronizing in such a way as to yield executions indistinguishable from coherent
ones. AIM computations on noncoherent memory yield noncoherent, yet correct, computations.
We report performance data that exemplies the potential benets of noncoherence, in terms
of raw memory performance, as well as application speed.
Keywords: Distributed parallel computing, noncoherent shared memory, asynchronous itera-
tive algorithms, network of workstations.
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1 Introduction
Writers of parallel programs on a network of workstations face two unpalatable choices when it
comes to sharing data among processes. Either they must manage the distribution of data ex-
plicitly, or they have to rely on traditional, sequentially consistent, shared memory systems. The
latter option has the disadvantage of high latency for some operations, especially on a network
of workstations (NOWs) where the access time for remote memory is several orders of magnitude
greater than the access time for local memory.
In [26], Lipton and Sandberg showed that the worst case access time for sequentially consistent
memory is proportional to the worst case communication delay among the participating processes.
In response, several proposals have been made to improve the performance of shared memory
systems by relaxing the commonly used correctness condition of sequential consistency. Most
systems (see for examples [1, 15, 16, 17]) require that all processes agree on a global sequencing
of all write operations to the same location, even though they may vary in their perception of
the interleaving order of write operations to dierent locations. These systems typically require
the programmer to identify|via program annotations|the units of execution in terms of whose
boundaries memory consistency is dened, and to describe the pattern of memory references made
by the program.
Other proposals like causal memory [3], Pipelined Random Access Memory (PRAM) [26], slow
memory [23] and hybrid consistency [5] admit executions in which there may not be a single, glob-
ally recognized, total order on writes to a single location. In general, as the degree of noncoherence
increases, more opportunities for minimizing communication and synchronization overheads be-
come available to the memory system designer. One notable example is slow memory, which can
tolerate unreliable communication, as well as much message reordering by the network. Only asyn-
chronous, unreliable, and unordered message passing systems provide comparable levels of exibility
in optimizing system performance. This paper concentrates on noncoherent memory systems.
Early specications of noncoherent memories were given in terms of descriptions of algorithms
that implement them. This made it hard to compare dierent behaviors and to reason about the
correctness of programs that run on them. In [22] we present a formalism based on partial orders
on the events of an execution to describe these memories. Other formalisms can also be found
in the literature [3, 6, 27]. These formalisms have been used to prove the correctness of various
program classes on dierent noncoherent memories. Most approaches establish the correctness of
executions of certain programs, by showing that each such program induces only sequentially con-
sistent computations on the shared memory system in question. In [29] we prove that asynchronous
iterations [9] converge using slow memory. This is the rst instance of a proof of correctness of an
algorithm on noncoherent memories that results in executions that are not sequentially consistent.
Dierent programs, even dierent parts of the same program, can tolerate dierent levels of
noncoherence. Therefore, it behooves a system to provide dierent behaviors to the programmer
who can then mix and match the behaviors according to the needs of the dierent algorithms
used in a program. In [21, 29] we present a formal description of mixed behaviors which permits
executions where operations can correspond to slow, PRAM, causal and coherent memories. Attiya
et al. [6] give a formalism in which one noncoherent behavior is combined with one noncoherent
behavior. Other mixed-coherence behaviors are described in [2, 30].
In this paper, we present Mermera1, a formal model and system for specifying, reasoning about,
and programming shared memory systems. Our contributions can be summarized as follows.
1The Latin root for memory, mer derives from the the Sanskrit root smar. Our coinage, `Mermera', forms the
feminine parallel of the ancient Greek name, Mermeros, which means care laden.
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 Our formal model, based on the one proposed in [20] captures several known noncoherent
behaviors and is signicantly simpler than the original proposal. It also enables us to dene
new behaviors.
 The formalism is extended to describe the behavior of systems in which dierent kinds of
memory behaviors can be mixed in a rational manner. By giving these mixed behavior
systems an unambiguous description we make it possible to reason formally about them.
 The formalism is used to prove that asynchronous iterations converge when they execute on
slow memory. Other authors [3, 6] have shown that certain programs (e.g. data race free
programs) result in sequentially consistent executions even with some types of noncoherent
memory. This paper presents a class of algorithms that are correct on slow memory even if
the resulting execution is not sequentially consistent.
 An example program that uses mixed-coherence to solve a system of linear equations is pre-
sented. While slowmemory is sucient for the convergence of asynchronous iterative methods,
detection of the termination requires stronger behavior. The Mermera system provides a pro-
gramming interface that gives programmers access to dierent types of memory behavior in
the same program.
 We describe a memory system for a network of worksations that implements our approach,
characterize its raw performance and the performance of the linear equation solver that uses
asynchronous iterations. To the best of our knowledge it is the rst such implementation.
Our example program achieves superlinear speedup when executed on Mermera.
Section 2 of this paper presents a formal model that describes several types of noncoherent
memory, and a framework for mixing some of them in a system. In Section 3 the model is used to
prove the correctness of asynchronous iterative methods on slow memory. Other applications that
can tolerate noncoherence are also described. Our prototype that implements a mixed-coherence
memory, is discussed in Section 4. Section 5 gives an example program that uses the dierent
behaviors provided by this system to solve a linear system of equations. Section 6 reports per-
formance measurements of this prototype and that of an application, illustrating the potential for
dramatic performance improvements achievable by some applications when they run on mixed-
coherence memory. Section 7 summarizes related work in this area and we present our conclusions
in Section 8.
2 Mermera memory model
We base our model on memory events rather than on memory states, since the latter are only
observable through the former. An event is a particular execution of an operation o, accessing a
given shared object x 2 , on behalf of a specic process i 2 . We denote such an event by
i:x:oab , where a and b represent the lists of arguments and results, respectively. For simplicity, we
assume events to be unique. Whenever i is omitted it is understood that it is irrelevant, while
dropping x implies that it is xed in the given context. Thus, when events are denoted simply
by wa or rb, this means that they apply to the same object, but may belong to the same or to
dierent processes, depending on context. Events are related to each other by various orderings,
such as the ordering induced by each process' program, or the ordering induced by information ow
between processes. Denitions of each memory behavior, be it coherent or otherwise, expresses the
constraints on permissible event orderings. The notation and the denitions we need are given in
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Table 1: Glossary of notation.
Notation Meaning
i:x:oab Shared memory event. Object x 2  performs operation o on behalf
of process i 2 , with argument(s) a, and result(s) b.
E(') The set of all events that satisfy lter ', e.g., E(i:  :w_ j:  :) is the
set of all writes by process i and all events by j. When ' is evident
from context, we simply write E.
 !i Process program ordering imposed by i's program on its events,
E(i:  :). Must be a partial order.
 !wr Writes-to ordering between write events and the read events that read
their values (Denition 1).
H(') = (E(');;) Shared memory history, with `;' constructed by taking the transitive
closure of the union of all process program orderings, and the writes-to
ordering (Denition 2).
level(e) = l 2 L Designates the memory coherence level l of event e, for purposes of
dening correctness of histories with mixed coherence. L must be
totally ordered so that l1  l2 i coherence level l1 is stronger than,
or equal to, that of l2.
Table 1. For simplicity, we assume that no two write events to the same location store the same
value, i.e., wa 6= wb ) a 6= b. This assumption can be removed by attaching, to each value stored,
a unique sequence number that can be easily assigned by the device that issues the write operation.
A process i is a set of events, together with an irreexive partial ordering relation ` !i ' such that
e  !i e
0 i process i's program requires that e precede e0. The key ordering induced by the shared
memory itself, that contributes to the denition of a history, consists of the writes-to relation ` !wr ',
which relates a write wa to every read ra that reads the value it stores.
Denition 1 A write event wa writes-to every read event ra that returns the value it stored, i.e.,
8wa; ra : w
a  !wr ra:
A shared memory history is an irreexive transitive ordering `;' on a set of events, that captures
the notion of an event observing the eects of another either directly or indirectly. This enables us
to dene properties of shared memory histories via constraints on what processes can observe.
Denition 2 A shared memory history H('), of events satisfying ' is an ordering (E(');;),
where, 8 e; e0 2 E(') : e; e0 i e  !i e
0 _ e  !wr e
0 _ e;n e0, where n  2.
By \e ;n e; n  2," we mean that there exists a sequence of distinct events e1; e2;    ; en 1 such
that,
e; e1 ; e2 ;   ; en 1 ; e
0;
and our intent is to cause the ordering being dened to be transitive.
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In order to reason about shared memory histories, we identify two relations, called overwritten-
by and reads-overwritten-value designed to capture orderings that threaten to break the memory
behaviors of interest. Each of these relations introduces a sort of cross or back edge that, when
combined with other orderings, can form a cycle that breaks some partial ordering requirement.
Both relations deal with a situation when a read event observes a write event to have \overwritten"
another. We adopt a style of denition of memory system behavior that can be used directly to
decide whether a given shared memory history satises a particular property.
2.1 Memory coherence
The following \overwrite" relation helps capture histories that can break coherence (or sequential
consistency).
Denition 3 A write event wa is overwritten by wb, i.e., wa  !ww w
b, i 9 rb : w
a
; rb:
Denition 4 A shared memory history (E;;) is coherent if and only if (E; !Co ) is a partial
ordering, where e  !Co e
0 i e; e0 _ e  !ww e
0 _ e  !Co
n e0, where n  2.
This new style of dening memory coherence, rst proposed in [20] by us, appears at formal
variance with Lamport's original and widely used sequential consistency condition [25], which can
be paraphrased as follows.
Denition 5 A shared memory history (E;;) is sequentially consistent (SC) if and only if there
exists a total ordering (E; !Sc ), such that:
1. e  !i e
0 ) e  !Sc e
0. The total ordering must preserve program ordering.
2. 8wa; ra : w
a  !Sc ra ^ 69w
b : wa  !Sc w
b  !Sc ra. Every read returns the value written by the
most recent write in the total ordering.
However, both denitions are equivalent, as demonstrated by the proof of the following theorem.
The distinguishing feature between coherence and sequential consistency has to do with proving that
a history satises the condition. To prove a history sequentially consistent, one needs to establish
the existence of a total order ` !Sc ' with the requisite properties. In contrast, proving coherence by
our denition necessitates only proving that the constructively dened ` !Co ' is a partial order.
Theorem 1 A shared memory history (E;;) is sequentially consistent if and only if it is coherent.
Proof. (SC implies CO; only if part.) We rst assert and prove two propositions that relate
` !Sc ', which must exist by the premise of this part of the proof, and ` !Co '.
(I) e; e0 ) e  !Sc e
0.
Proof. By rules 1 and 2 of Denition 5 of SC, e  !i e
0 ) e  !Sc e
0, and, e  !wr e
0 ) e  !Sc e
0,
respectively. Therefore, e; e0 ) e  !Sc e
0 _ e;n e0; n  2. Q.E.D.
(II) wa  !ww w
b ) wa  !Sc w
b.
Proof. From Denition 3 of the overwritten-by relation, we have, wa  !ww w
b ) 9 rb : w
a
; rb.
Therefore, wa  !Sc rb, by Proposition I above. The fact that ` !Sc ' is a total order forces either
wa  !Sc w
b; in which case are done, or wb  !Sc w








Figure 1: A history that is causal but not coherent.
Assume by way of contradiction that a sequentially consistent history is not coherent. Given
that ` !Co ' is transitive by construction, then it must fail to be anti-symmetric, i.e., 9 e; e
0 : e  !Co
e0 ^ e0  !Co e: By Denition 4, and Propositions I and II above,
e  !Co e
0 ) e; e0 _ e  !ww e
0 ) e  !Sc e
0, and
e0  !Co e ) e
0
; e _ e0  !ww e) e
0  !Sc e:
Thus, ` !Sc ' is not anti-symmetric, which contradicts the premise that it is a total order.
(CO implies SC; if part.) First, we note that ` !Co ' being a partial order, implies that its subset,
`;', is also a partial order. Let ` !T ' be an irreexive total order resulting from augmenting the
partial ordering `;' arbitrarily; we will show that it satises the denition for ` !Sc ', or can be so
modied. From the denition of coherent shared memory, we have e  !i e
0 ) e; e0 ) e  !T e
0,
which satises the rst condition of sequential consistency.
We prove the second condition by contradiction. Assume that 9wa  !T w
b  !T ra. If w
b 6; ra,
then we can modify ` !T ' so that ra  !T w
b. Similarly, if wa 6; wb, then we can modify ` !T '
so that wb  !T w
a. Otherwise, it must be that wa ; wb ; ra. But, w
a
; wb ) wa  !Co w
b,
and wb ; ra ) w
b  !ww w
a ) wb  !Co w
a, which contradicts the premise that ` !Co ' is a partial
order.
2.2 Memory noncoherence
Processes can be said to agree on the ordering of events if their individual observations of these
events induce compatible orderings. If we consider orderings compatible when they do not contradict
each other at all, we have coherent memory; but if we permit them to disagree over the ordering of
concurrent events we obtain causal memory. In other words, coherent memory requires processes to
have compatible perceptions of the ordering of even unrelated writes, rejecting the history shown in
Figure 1, for example. By contrast, causal memory [3], dened below, enables processes to disagree
on the ordering of such concurrent write events. Interestingly, the notion of potential causality rst
formalized by Lamport [24], to describe the partial ordering induced by point-to-point messages is
akin to coherent memory, not causal memory. Shared memory systems in general correspond to
multicasting message passing systems, such as Isis [12], since values written to a single memory
location may be read by multiple processes, that can then disagree over the order of values written
by causally unrelated writes. This is not the case for point-to-point messages, where causally
unrelated message sends cannot be ordered dierently by dierent processes, because only one
process can perceive a send event. In the rest of this section, we dene a variety of noncoherent
memories, starting with causal.
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The role played by the overwritten-by relation in dening coherence, is played by a dierent
relation in the case of noncoherence.
Denition 6 A read ra reads an overwritten value witnessed by event e, in which case we say
ra  !r=e e, i 9 e
0 : e; e0 ; ra; where e 2 fw
a; rag, and e
0 2 fwb; rbg.
For example, this relation can be induced when a write wa is overwritten, yet is still subsequently
observed by ra, i.e., w
a
; rb ; ra, and hence ra  !r=e w
a. In another scenario, ra  !r=e ra arises
from ra ; w
b
; ra, which means that some write w
b was overwritten by a preceding write. This
relation is amply illustrated in Figures 2{6.
Denition 7 A shared memory history H = (E;;) is causal i (E; !C ) is a partial ordering,
where e  !C e
0 i e; e0 _ e  !r=e e
0:
This denition for causal memory histories, agrees with the original informal proposal by Hutto
and Ahamad [23] in 1990, and with its later formalization by us [20] in 1992, and subsequently by
others [3, 2].2 In the context of shared memory, coherence implies causality, but not vice-versa.
The following theorem establishes the former statement, while Figure 1 provides an example that
ensures that the set of causal histories strictly includes that of coherent histories.
Theorem 2 If a shared memory history H = (E;;) is coherent then it must also be causal.
Proof. It is straightforward to prove the contrapositive, i.e., that if H is not causal then it cannot
be coherent. We leave the proof to the reader, noting only that it hinges on showing that ra  !r=e e
implies that 9wa; wb : wb  !ww w
a ^ (wa ; wb _ wa  !ww w
b):
While coherence and causality require that processes agree on the ordering of causally related
events in the entire global history, additional noncoherence arises when processes are allowed to
disagree on portions of the global history. For example, Lipton and Sandberg's [26] pipelined
random access memory (PRAM) diers from causal memory in requiring that processes agree only
on the ordering of write events issued by the same process. Similarly, Hutto and Ahamad's [23] slow
memory stipulates that processes agree on the order of write events issued by the same process to
the same location. Writes to dierent locations by a process may be observed in dierent orders by
dierent processes. Table 2 denes these two memories, as well as three new ones, based entirely on
the causality of subhistories. This represents a new rationalization of the memory space that opens
new possibilities, which we have only begun to explore. Figures 2{4 give examples to illustrate and
contrast some of the dened behaviors.
Our denitions of memory behaviors immediately yield the inclusion relationships shown as a
lattice in Figure 5, and the examples in Figures 1{4 establish the strictness of the inclusion, e.g.,
coherent  causal  PRAM  slow  local. Total orders in the memory behavior lattice play an
especially important role in enabling a clean and correct denition of mixed memories, as shown
in Section 2.3 below. For space and scope considerations, we do not discuss the other two local
behaviors, object local and process local.
Aside from our new denition of coherence, the novelty in our formalism arises in our denitions
of PRAM and slow memories. Our approach to the construction of these denitions has three new
features, compared to other work in the eld:
2Denition 7 is actually simpler than our 1992 one.
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Table 2: Noncoherent memory denitions.
A shared memory history H is if and only if
PRAM H(i:  :w _ j:  :) is causal, 8 i; j 2 .
Slow H(i:x:w _ j:x:) is causal, 8 i; j 2 ;8x 2 .
Process local H(i.*.*) is causal, 8 i 2 .
Object local H(:x:) is causal, 8x 2 .







Figure 2: A history that is PRAM but not causal.
1. It is comprehensive. This enables us to identify three new memory conditions, object local,
process local and local that have not been discussed before. The rst of these is likely to be of
special interest since it is stronger than slow memory, and hence can run all programs that
tolerate that level of noncoherence (see Section 3 below). In addition, object local coherence
enables object-oriented implementations.
Our formalism clearly suggests further unexplored variations, such as basing the lattice on
coherence instead of causality, which we are currently investigating.
2. It is simple. We introduce two intuitive relations: overwritten-by and reads-overwritten-value
witnessed by event e, that suce to capture a wide range of potential anomalies threatening
to break dierent levels of coherence. Dierent memory behaviors then arise from straight-
forward composition of a small number of elementary constructions.
3. Most importantly, the above two advantages come together to help us formalize the correctness
condition of generic mixed memory histories (see Section 2.3).
2.3 Mixed levels of coherence
We extend the formalism described in Sections 2.1 and 2.2 above to characterize histories that
permit the concurrent mixture of behaviors in Mermera. This extension takes into account the fact
that a subhistory obeying a particular property, say PRAM, can be aected by the information
that may ow through weaker subhistories involving slow events. In other words, applying the
preceding denitions to naively constructed subhistories would not suce. To show that this is the

































Figure 6: A history that is not mixed-PRAM according to our denition, but that would qualify as
PRAM in a naive denition that excludes slow events.
level l of coherence they must satisfy, and apply our denitions to subhistories consisting of events
belonging to l or lower, then we may admit histories that should be rejected. The gure shows a
history that should not qualify as mixed-PRAM because of information that has owed through a
slow write event.
Every event e has a label, level(e), that identies its coherence level, drawn from a totally ordered
set L of memory behaviors. The reexive total order  on L models the relationship of a set of
histories being included in another, or, equivalently, the relationship of one memory behavior being
strictly stronger than another. This means that valid choices of L must consist of memory behaviors
that form a strictly linear hiearchy, with each behavior being admitted by all the weaker ones.
For example, our Mermera system described in Section 4 below implements L = fcoherent,
PRAM, slow, localg, and allows write events to be labeled freely with any level in L. Read events,
by contrast, are all considered coherent, and hence not explicitly labeled in our system.3
We have two choices for dening correctness of histories with mixed levels of coherence: either
constrain the sets of events that must satisfy each level in L to events labeled by that level or
stronger, or, limit the denition of event ordering relations so as to include only event pairs labeled
appropriately. The latter approach has the advantage of enabling us to respect information owing
through weaker events, when constructing relations among events at a particular coherence level.
Our generalization of the denitions of overwrite relations (` !ww ' and ` !r=e '), excludes from con-
sideration, for coherence level l, any ordered event pair that has at least one member that is not
at level l or stronger. However, it admits pairs that are ordered as a result of information owing
through events that may be weaker.
Denition 8 A labeled overwrite relation, e l ! e
0, holds i e  ! e
0 ^ level(e)  l ^ level(e0)  l,
where  2 fww; r=eg.
We say that a labeled history H is mixed-causal, for instance, i it satises Denition 7, after
substituting ` Ca !ww ' for ` !ww '. Similarly, we generalize the denitions in Table 2. A mixed history
H, whose events are all labeled as above, is then considered correct if and only if, for every label
l 2 L, history H is mixed-l.
The notion of mixed coherence levels turns out to be necessary for the correct exploitation of
noncoherence for performance, as illustrated by the programming example in Section 5.
3In the model of mixed consistency proposed in [2], Agrawal et al. choose a dual scheme, where reads are labeled
freely, but writes are not. We believe this to be a system design choice that should not be frozen in the model.
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3 Programs that tolerate noncoherence
In general, a program|or a fragment thereof|can tolerate noncoherence in three situations. One,
if the program's intrinsic synchronization, coupled with the appropriate noncoherent memory con-
dition, yields executions that are coherent. Examples of such program classes include data-race
free programs [3, 6], which run as coherent on causal memory. Two, a program that can detect
inconsistency, can run well on a very weak memory, until such inconsistency arises, then switch to
coherent memory behavior to eliminate it. For instance, certain parallel B-tree algorithms are able
to detect inconsistencies in the tree structure that result from concurrent modication [30], and
hence are amenable to execution on an especially weak multiversion memory. The third type of
programs, of which no instance was previously known, covers programs that can function correctly
with a noncoherent execution that is not equivalent to a coherent one. The following subsection
identies a large class of this third kind, and proves that it runs correctly on one of the weakest
known noncoherent memories. Subsection 3.2 contains a detailed discussion of programs of all three
types.
3.1 Asynchronous Iterative Methods
In this section we show that under certain conditions slow memory is sucient for the correctness
of totally asynchronous iterative algorithms (AIM), the importance of which for parallel computing
was rst recognized by Baudet [7]. Bertsekas and Tsitsiklis give a comprehensive discussion of AIM
in [9, 10]. Such algorithms nd a xed point a = f(a) of the iteration x f(x), where x is a vector
of length n. The ith component of x is denoted by xi. For simplicity we assume that we have n
processors and that the ith processor, denoted by Pi, computes xi.
Let xj(
i





2(t));    ; xn(
i
n(t))); 0  
i
j(t)  t;
where  ij(t) denotes the \version" of xj used by Pi in computing xi(t+ 1).
Bertsekas and Tsitsiklis show in [10] that if the instance of the problem satises certain conditions
and the total asynchrony assumption is satised then the iteration described above will converge.
The total asynchrony assumption states that:
1. The iteration x f(x) is repeated innitely often, and,
2. If ftkg is an increasing time sequence that tends to innity then limk!1 
i
j(tk) =1.
We will now show that under certain conditions the total asynchrony assumption is satised by a
system using slow memory to store x.
Theorem 3 If an asynchronous iterative program converges under the total asynchrony assump-
tion, then it also converges under slow memory with some liveness guarantee.
Proof. We need only show that slow memory satises the above total asynchrony assumption.
The rst condition, that the iteration be repeated innitely often, can be satised by the program
implementing this iteration. A simple innite loop that keeps computing fi satises this condition.
To prove the second condition we rst show that  ij(t+1)  
i
j(t). We prove this by contradiction.
Assume that there exist i; j and t such that  ij(t) > 
i
j(t+ 1). Let 
i
j(t) = t1 and 
i
j(t+1) = t2. An
execution that allows this contains the history segment shown in Figure 7. This is not permitted
















j(t+ 1) = t2.
is a monotonically non-decreasing function. If an implementation of slow memory also guarantees
progress (or liveness), in the sense that, either a write by j eventually reaches i, or a subsequent
write by j does, then  ij(t) is guaranteed to increase eventually. Since xj is written innitely often
(because of Condition 1), limt!1 
i
j(t)!1.
Examples of iterations that converge when the total asynchrony assumption is satised include:
1. A linear system of equations, x Ax+ b, such that the spectral radius of A, (jAj) < 1. [7]
2. Some graph algorithms, e.g., Bellman-Ford all pairs shortest path algorithm [8].
3. All dynamic programming algorithms.
A comprehensive list of xed point problems that converge in a totally asynchronous iteration can
be found in [9].
3.2 Other Program Classes
In Section 2.2 we established the lattice shown in Figure 5. In the gure, the subset relationship
implies that the set of computations allowed by one type of memory is a proper subset of com-
putations allowed by a memory higher in the lattice. But, which of these memories are useful to
programmers? Memories higher in the lattice have weaker ordering requirements making ecient
implementations possible. But, not all applications can run on the weaker memories. In the rest
of this section we will list the applications known to run on each of the memories in the lattice.
Weak memory|whose histories can be dened to obey the truly \weak" condition: 8 ra 2 E :
9wa 2 E|would be the most ecient to implement. Multi-version memory (MVM), proposed by
Wang and Weihl [30] to support highly concurrent B-trees, is a memory in which the programmer
has access to a variant of weak memory, as well as to dynamic atomic memory. The former is
constrained beyond the above denition by the particular implementation, and the latter is coherent
memory, with an additional ordering induced by the real time sequence of event intervals (duration
between invocation and return). The program uses weak memory, switching to dynamic atomic
only when it detects an inconsistency. Such detection is achieved through redundancy introduced
in the B-tree data structure itself.
In [23], Hutto and Ahamad show how a memory that handles exactly one operation at a time
(i.e., serially) can be simulated by distributed processors using slow memory. They also argued
that one cannot achieve mutual exclusion using slow Memory. Attiya and Friedman [5] proved
that any solution to the mutual exclusion problem using non-coherent memory will either involve
a centralized server or will require the participation of all processes whether they want to enter the
critical section or not.
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But we want to focus on classes of programs that can run directly on slow memory so that one
can exploit its potential performance advantages. We showed in Section 3.1 that slow memory with
some liveness guarantee is sucient for the convergence of certain asynchronous iterative algorithms
to nd x points. But one would need a stronger behavior for detecting that the iteration has
converged.
Lipton and Sandberg show in [26] that PRAM can be used to solve a large number of applica-
tions like FFT, matrix-vector product, matrix-matrix product, dynamic programming and other
computations that are in the large class of oblivious computations4. They also prove that in these
computations, whenever the cost of the computation dominates the synchronization overhead5,
PRAM is much more ecient than sequentially constistent memory.
The use of causal memory to solve the traveling salesman problem, the dictionary problem and
to nd the solution of a system of linear equations is described in [4]. A complete proof that every
data-race free program executes on causal in a manner that yields a sequentially consistent behavior
later appeared in [3].
This discussion illustrates that dierent problems are amenable to ecient solutions on dierent
kinds of memory. For this reason we propose that programmers be given a choice of behaviors. We
expect programmers to rst program using coherent behavior because of their familiarity with it.
They can then trade o the ease of programming for performance by using non-coherent behavior
where the program can tolerate it.
4 Mixed coherence in the Mermera System
In Section 3 we discussed a variety of application classes that tolerate dierent degrees of nonco-
herence. This section describes the Mermera system which permits programmers to use dierent
types of memory operations in a program.
4.1 Architectural Choices
Fixed vs dynamic determination of degree of (non)coherence: A system can require a
location to be of a particular type of memory and this type would be xed throughout the program.
Thus, a location, x, may be specied to be slow and another location, y, may be specied to be
coherent. The memory types of x and y cannot be changed in the program.
Alternatively, a system can allow programmers to use dierent types of operations on the same
location. This would permit programmers to use whatever behavior they feel is appropriate at any
point in the program. Section 5 presents an algorithm that uses dierent levels of coherence for
the same location in the same program.
The choice of a xed behavior for a location would make a program more readable and therefore
easier to reason about. But dierent parts of a program may tolerate dierent levels of noncoher-
ence. If the behavior is xed for the whole program then the programmer would have to choose
the strongest (i.e., the most coherent) behavior as the type of a location.6 On the other hand, the
choice of dynamic behavior for a location allows programmers to extract the best performance in
each part of a program. Mermera allows dierent behaviors for a location in a program.
4\A computation is oblivious if its data motion and the operations it executes at a given step are independent of
the actual values of data." [26]
5Logical synchronization by the program, not by the memory.
6Programmers could get around this drawback by creating new locations for each part of the programs and copying
values from old locations into the new locations. The new locations would support the behavior appropriate for that
part of the program. However, this technique is quite cumbersome.
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Which types of memory to support? Our model characterizes the mixing of dierent types
of noncoherent memories with coherent memory. In Section 2 we described a correctness condition
for mixed-coherence systems based on a total order on the dierent types of memories (Figure 5). A
system designer is faced with the decision of which of these behaviors to support. Coherent memory
must be supported because most shared-memory parallel algorithms have been proven correct on
coherent memory. The decision of which noncoherent memories to support would primarily be
based on level of noncoherece that the target applications can tolerate and the extent to which
they can benet from the varying degrees of noncoherence. Section 3 discusses applications that
tolerate dierent levels of noncoherence.
In our implementation, slow behavior is chosen because it is the weakest behavior that is sucient
for the convergence of asynchronous iterative methods. PRAM is chosen because it is the weakest
behavior for which a liveness condition makes sense. The liveness condition satises the progress
requirement needed for the convergence of asynchronous iterative methods. The locally consistent
behavior allows programmers to use shared memory as private memory and operations of this kind
are inexpensive to implement. These behaviors are also easy to implement with the tools currently
available, as seen in Section 4.3 below. Causal behavior is omitted because existing algorithms for
its implementation [3] require the signicant overhead of the transmission of vector timestamps.
4.2 Programming Interface of Mermera
In this section we describe the programming interface presented by the Mermera system. Mermera
mixes the behaviors of coherent memory, pipelined RAM, slow memory and locally consistent
memory. Processes in the system share a region in their address spaces with other processes that
may be on a dierent processor.
Programs perform read and write operations to the shared memory. We provide four kinds of
write operations: CO Write, PRAM Write, Slow Write and Local Write. Each of these operations
takes a location and a value as arguments. Values are read from shared memory using the read
operation. The behavior of the Mermera system is formally dened by the correctnes conditions
for mixed-coherence discussed in 2.3. The description below gives an equivalent intuitive notion of
the dierent noncoherent behaviors.
CO Write(loc, val): This operation provides the behavior specied by coherent memory, i.e., all
CO write are totally ordered.
PRAM Write(loc, val): This operation provides the behavior specied by PRAM. The order of
all PRAM Writes by the same process is respected by all processes, i.e., if a process performs
two PRAM Writes, w1 followed by w2, then no process can read them in the reverse order.
Writes by dierent processes may be interleaved in dierent orders by dierent processes.
Slow Write(loc, val): This operation provides slow memory. All Slow Writes by the same process
to the same location are ordered by all processes in the order they were written. Slow Write
to dierent locations by the same process may be ordered dierently by dierent processes.
Local Write(loc, val): This operation makes val visible only to the process executing the oper-
ation. It implements local consistency.
The above informal semantics of Mermera's operations is made perfectly precise in Section 2 above.
In particular, the mixed behavior is formalized and explained in Section 2.3.
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4.3 Implementation
We employ an update-based protocol that optimizes read operations by making a copy of the
shared memory at each process. A read immediately returns the value of a variable in the local
copy. A write returns as soon as it can be assured that the ordering constraints imposed by the
corresponding coherence level will be satised. As a result, noncoherent writes tend to be far faster
than coherent writes on a network of workstations. Latency for noncoherent writes tends to be
small since it is possible for them to return after performing only local work. Throughput is also
improved for noncoherent writes because they can be buered together, and sent in aggregate so as
to extact maximum communication bandwidth from the network. Clearly, many dierent design
approaches are possible, and we do not claim superiority for our design; our purpose is simply to
establish the potential performance advantages of noncoherence, not to prescribe an implementation
method. In the remainder of this section, we describe the implementation in detail, and follow it
by a discussion of our design rationale.
Our algorithms rely on full replication, and are update-based, i.e., each process has a copy of the
shared memory and this copy is updated as writes occur. A read operation returns the value in the
local copy. A write operation updates the local copy and propagates the value to other processes
running on Sun Sparc 1+ workstations networked via 10 Mb/s Ethernet. The exact manner of
transmission depends on the type of the write operation.
The specication of Mermera does not require that all writes be propagated to other processes.
Only CO Writes and PRAM Writes are guaranteed to be propagated to all processes. Slow Writes
can be transmitted on a best-eort basis, i.e., the system tries to propagate them but no guarantees
are given, other than that the resulting execution does not violate the formal denition of slow
memory. Local Writes are applied only to the local copy, although their specication permits their
propagation.
We use version 2.2.5 of the Isis toolkit [12, 11] to propagate the values written to memory,
because Isis gives us a suite of group multicast primitives that satisfy relevant ordering properties.
The broadcasts of interest to us are abcast, fbcast and mbcast. These primitives obey dierent
constraints on the order in which the messages are delivered to their destinations. All messages
sent using abcast are delivered in the same order at all destinations, i.e., the order in which these
messages are delivered is the same for all processes. This is exactly the property we want for
CO Write. The fbcast messages obey a weaker constraint: messages sent by the same process are
delivered to all processes in the order they were sent. However, fbcasts sent by dierent processes
may be interleaved in dierent orders at dierent recipients. This suces for PRAM Writes, so we
employ fbcasts to propagate them. No ordering constraints are guaranteed among mbcast messages,
which we use to transmit Slow Writes.
Isis oers no ordering guarantees for messages sent using dierent primitives, e.g., if two messages
are sent one after the other using abcast and fbcast, respectively, they are not necessarily delivered
in the order they were sent. Our implementation enforces this ordering explicitly via sequence
numbers, and by careful control of the order of applying dierent writes that are batched together.
Another feature of Isis that we exploit is its lightweight task system. This allows us to have
several concurrent tasks in a user process, each created to handle one received message, which, in
turn, names the procedure that the handler should execute. These tasks are scheduled in FIFO
order, but non-preemptively, which makes synchronizing accesses to shared data structures very
easy, i.e., we do not have to worry about enforcing mutual exclusion on accesses to data structures.
We now explain how we mix updates obeying dierent levels of coherence. All writes other than
CO Writes are buered until the buer size exceeds a certain adjustable threshold, or a timeout
expires. The (Location, Value) pair of a CO Write is appended to the buer and the entire buer
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is immediately broadcast using the abcast protocol to all processes (including the writer). The task
that issues the operation continues only after the message has been delivered to, and processed
by, its own process. This ensures that the CO Write is applied in the global order of abcasts. In
case of PRAM Writes and Slow Writes the local copy is immediately updated and the updates
are appended to the buer. This buer is broadcast when it lls up or when a CO Write needs
to be broadcast. It is also broadcast when a preset timeout expires. If the buer is not full then
the task issuing the PRAM Write or Slow Write can continue immediately after the local copy has
been updated. The buering of the noncoherent writes allows the cost of their propagation to be
amortized over several writes. Further, it permits the overlapping communication with computation
because the buers can propagated asynchronously.
The multicast primitive used to broadcast a buer depends on the type of the strongest write
in it, according to the hierarchy in gure 5, with CO Write being the strongest. The fbcasts and
mbcasts are sent asynchronously to all processes except the writer. The abcasts and fbcasts are
reliable broadcasts in the sense that the eventual delivery of messages sent using these broadcasts
is guaranteed. We use mbcasts, which happen to be reliable, for Slow Writes.
Liveness Requirements. The description of Mermera above does not impose any liveness con-
ditions on an implementation, i.e., it does not require that all writes be propagated to all processes.
We now impose the condition that all CO Writes and PRAM Writes be eventually propagated to
all processes.
We do not impose any such condition on Slow Writes. This is because losing any Slow Write
does not constrain future writes of any type. On the other hand losing a PRAM Write will cause
all subsequent writes (PRAM Write and stronger) to be blocked because receiving any of the
subsequent writes would require that the receiving process become aware of the lost write.
5 Using Mermera
In Section 3, we reviewed the various classes of programs that are known to run safely using
noncoherent memory. As a rule of thumb, the programmer need not consider noncoherence ex-
cept for performance bottlenecks whose speed is limited by memory performance. In trying to
optimize the performance of these program fragments, the programmer should rst check if his
algorithm is known to tolerate noncoherence, in which case, very minor modications are needed.
The modications in question range from identifying synchronization accesses to the system, as re-
quired by some relaxed coherence systems such as release consistency [13], and giving hints on the
memory reference pattern. The Mermera programmer, by contrast, checks to see if if the critical
program fragments employ|or can be replaced with|algorithms that tolerate noncoherence. By
allowing a well-dened mixed execution using dierent levels of coherence in the same program,
Mermera directly supports the selection of the noncoherence condition that best ts the nature of
the performance-critical portions of the user's program. The remainder of this section is devoted
to explaining, through an example program, how to implement an iterative linear equation solver
to run on Mermera.
The example program implements an asynchronous iterative algorithm [9] to solve a linear
system of equations Ax+ b = 0, using noncoherent memory on p processes. A is an nn matrix,
x and b are vectors of size n.
The program shown in Figure 8 is executed by each of the p participating processes. Each process
except the pth process computes bnp c elements of x. Process p computes n (b
n
p c(p 1)) elements.
The inner loop is executed until a local termination condition is satised. When a process reaches
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Epsilon = 0.0001 /? Accuracy desired ?/
do
f do
f AbsoluteDi = 0;
for (i = MyLow; i < MyHigh; i++)
f NewXi =  (bi +
Pi 1
j=1 aij  xj +
Pm
j=i+1 aij  xj)=aii; /? Use Read to read xj ?/
AbsoluteDi = AbsoluteDi + abs(NewXi - Read(XStartLoc + i));
Slow Write(XStartLoc + i, NewXi);
g
guntil (AbsoluteDi < Epsilon) /? Local termination check ?/
for (i = MyLow; i < MyHigh; i++)
PRAM Write(XStartLoc + i, Read(XStartLoc + i)); /? Ensure that values prop-
agate to all processes ?/
barrier(); /? Wait for all processes to satisfy local termination ?/
guntil (global termination());
Figure 8: A linear equation solver.
local termination it PRAM Writes the its latest values and then performs a barrier synchronization
with other processes. This ensures that each process satises its local termination condition and
that the values of x produced in the last iteration before the local termination are propagated to all
processes. Then each process does a global termination check by running an iteration to compute
all elements of x. If the check succeeds, the program terminates with process 1 writing the solution
to a le.
Our denition of slow memory permits a Mermera's implementation to propagate Slow Writes
on a best-eort basis, i.e., the system does not guarantee propagation of values written using
Slow Write to all processes. It is for this reason that every process uses PRAM Write after every
local termination. This satises the progress requirement mentioned in Section 3.1 as a condition
for convergence. In this application, a process does n   1 read operations on shared memory to
compute each xi. Therefore, an implementation of Mermera that makes read operations fast is
ideal for this application.
6 Performance
In this section we summarize the results of two types of experiments with our implementation of
Mermera. First, we measure the memory access time and completion time (dened in the following
subsection). Second, we measure the performance of the equation solver described in Section 5 on
our implementation. Two versions of the solver are used. The rst version uses all the behaviors
of Mermera while the second version uses coherent behavior only.
6.1 Access Time and Completion Time
The access time of an operation is dened to be the duration of time between the invocation and
return of the operation. This does not imply that when the write returns, the value written has
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been propagated to all processes7 sharing memory. A CO Write returns after its position in the
global order of all writes is determined. Non-coherent writes return after the local copy is updated
and the write is enqueued in a buer. If the buer lls up all writes in it are passed on to Isis
for asynchronous propagation. To measure the time taken for the operation to be invoked and the
value written to be received by all other processes we use a metric called completion time. This
is the time taken for each process to execute 100 writes in parallel and for the propagation of all
these 100p values to all p participating processes.
Experimental Methodology
Our experiments are conducted on a dedicated network of 6 SPARCstations. The parameters that
are varied are: the number of processes sharing memory (from 1 to 6) and the size of the buer that
is used to hold the noncoherent writes (1, 10, 100, 1000 location-value pairs). For each parameter
setting we run the experiments over 100 times and we report the fastest time measured.
The amount of work done for noncoherent writes may be dierent each time the operation is
invoked. This is because if a write causes the buer to ll up then the propagation of the buer
has to be initiated before the writing process can continue. So, we measure the access time for 100
consecutive writes for each setting of the parameters. Each process issues its writes concurrently
with the others. The access times observed by each process may be dierent from that observed
by other processes. This is especially true for CO Writes which rely on totally ordered atomic
multicasts. Isis achieves this total order by designating one of the participating processes, p0 to be
the sequencer. A consequence of this is that CO Writes by process p0 have a much faster access
time than other processes because they do not need any remote communication to determine their
position in the total order. The total access time of 100 writes averaged over all processes is
reported.
To measure the completion time, each process performs 100 writes between two barrier synchro-
nization calls. Again, the average of the times observed by each process is reported.
Measurements
Our measurements are summarized in Tables 3 and 4. The minimum latency of PRAM Writes and
Slow Writes are 6:6s and 6:2s respectively and this is independent of the number of processes
involved. This is the time it takes for the write to be buered for later propagation. The propagation
occurs when the buer lls up or a congurable timeout happens.
The completion time includes the time spent in doing the asynchronous broadcasts and the
time spent in executing tasks that are spawned as a result of incoming updates. The number of
messages sent and received is a signicant determining factor of completion time. This number
depends on the buer size. However, if we do at most 100 writes then all their updates can be sent
in a buer of size 100. Therefore, increasing the buer size beyond 100 does not have any eect on
completion time. For small buer sizes the writes generate a large number of small messages. Isis
coalesces these small messages to larger messages for more ecient transmission. This explains the
observation that for a given number of processors the completion time grows at a rate sub-linear
in the number of messages sent.
Table 4 shows that for a xed buer size the completion time of noncoherent memories depends
linearly on the number of processes sharing memory because multicasts are carried out by p   1
point to point messages. On the other hand the completion time of coherent writes grows faster
7In all our experiments we have one process from each workstation participating in the shared memory computa-
tion. Therefore, we use the terms \process" and \processor" interchangeably.
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CO Write PRAM Write Slow Write
Buer Sizes Buer Sizes
Procs 1 10 100 1000 1 10 100 1000
1 133.0 46.9 5.9 1.2 0.66 46.9 5.5 1.2 0.62
2 532.0 108.0 16.8 2.5 0.66 96.4 16.1 2.4 0.62
3 1,005.0 101.3 26.6 3.9 0.66 80.6 25.9 3.9 0.62
4 2,049.0 110.8 28.1 5.2 0.66 86.8 27.8 5.1 0.62
5 3,561.0 117.8 27.7 6.3 0.67 86.4 27.2 6.3 0.63
6 5,378.0 120.5 28.0 7.1 0.66 91.4 27.1 7.1 0.62
Table 3: Access time in milliseconds for 100 writes. Buer Size is measured in terms of the number
of write operations that can be buered.
CO Write PRAM Write Slow Write
Buer Sizes Buer Sizes
Procs 1 10 100 1 10 100
1 136.8 50.4 9.4 4.8 46.8 9.0 4.7
2 1,030.0 267.2 54.2 26.2 245.3 53.9 27.1
3 1,574.0 412.9 100.0 52.4 383.4 99.7 53.9
4 2,889.0 638.0 148.0 85.8 601.4 145.8 85.7
5 4,645.0 963.8 188.4 124.9 871.9 187.9 125.4
6 6,761.0 1204.0 247.9 170.9 1223.0 246.8 174.0
Table 4: Completion time in milliseconds for 100 writes.
than linearly as the number of processes is increased. Completion times for CO Writes is 3-38 times
slower than the noncoherent writes. The factor increases as the number of processes increases.
The performance of PRAM Write and Slow Write are comparable. We expect the performance
of Slow Write to improve signicantly if the propagation is done on a best eort basis rather than
in a reliable manner as is done in the implementation.
6.2 Solving a System of Equations
In this section we present the performance of the linear equation solver given in Section 5. The
performance of a version that uses the noncoherent behaviors of Mermera is compared with another
version that uses coherent behavior only. The eect of buer size on the performance of the solver
is discussed.
Experimental Methodology
In Section 5 we presented a program to solve a linear system of equations, Ax + b = 0, using
the dierent operations oered by Mermera. The program solves a system of randomly generated
equations in 1000 variables. To ensure convergence of the asynchronous iteration, all elements of
jAj are less than 1 and to ensure the numerical stability of the algorithm the diagonal elements
of A are much larger than the other elements. The matrix A is dense. The number of processes
is varied from 1 to 6. Each process has a copy of A and b. The vector x is in shared memory.
The performance is measured in terms of the time it takes for the iterations to converge and the





1 158.2 157.1 1.01
2 560.5 50.8 11.0
3 296.5 46.4 6.4
4 260.0 37.7 6.9
5 176.3 32.9 5.5
6 201.8 30.0 6.7
Table 5: Performance measurements for n = 1000. All times in seconds. TCO = time taken for
iteration to converge using coherent writes only. Tmixed = time taken for convergence using mixed
behavior shown in Figure 8. A purely sequential Gauss-Seidel iteration that does not use Mermera
converged in 143 seconds after doing 42 iterations.
time needed for the propagation of A and b to all processes.
A number of buer sizes between 1 and 1000 writes are used to determine the eect of dierent
buer sizes on the performance of the solver. The performance of the program in Figure 8 is
compared with that of a program in which all Slow Writes are changed to CO Writes and the
PRAM Writes are deleted. The fastest convergence times from tens of runs for each parameter
setting are used to derive our conclusions. Because of the asynchronous method the number of
iterations done by each process was dierent and it varied from run to run.
Measurements
Our measurements are summarized in Table 5. The fastest convergence times regardless of the
buer size used are shown. The measurements for each buer size can be found in [29].
The main conclusions we derive from these data are:
1. Using noncoherent behavior instead of coherent behavior alone improves the performance of
our asynchronous iterative algorithm by a factor ranging from 5.5 to 11.0. From the trend of
our measurements we expect this improvement to increase as more processors are added.
2. The program using coherent memory does not give any performance improvement when we
use more than one processor. Using multiple processes always takes longer than using a se-
quential Gauss-Seidel iteration. On the other hand, using multiple processes with noncoherent
behavior yields signicant speedup over the sequential case.
3. When we increase the number of processors from 1 to 2 and use noncoherent behaviors we
observe a superlinear speedup | the performance improves by a factor of 3 even though the
number of processors has only been doubled. This is because in the case of two processors
working in parallel, each processor can use more recent values in each iteration than when
only one processor is used. As the number of processors is increased the quadratic message
complexity of the implementation comes into play resulting in congestion in the network and
extra time spent by each process in receiving and sending messages. This explains the slower
growth in the speedup as the number of processes is increased
Eect of buer size: The eect of buer size on the total time taken for the iterations of the
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Figure 9: Execution time depends more acutely on buer size as the number of processes p (i.e.,
degree of parallelism) is increased.
when the buersize is 12-14. This is because for smaller buers the frequency at which messages
are sent is high which imposes a high overhead of sending and receiving messages on the CPU and
can also result in congestion in the network. If the buer is large then the frequency of messages
is low but each process uses less recent values of the components of x being computed by other
processes.
7 Related Work and Discussion
Ahamad et al. [3] present a formal model for describing causal memory, but they do not extend
it to other noncoherent behaviors, nor to the mixing of dierent coherence levels. Their proofs of
correctness of data-race-free and concurrent-write free programs on causal memory are applicable
to our model.
Attiya et al. [5, 6] formally dene a mixed-coherence memory. They allow for strong and weak
operations. An execution consisting of strong operations only, or strong reads and weak writes
only, or weak reads and strong writes only, is coherent. An execution of weak operations only is
similar to the one permitted by our denition of slow memory, except that weak operations must
be reliable. The set of executions allowed by their mixed-coherence memory lies between that
permitted by a mixture of coherent and PRAM, and the set allowed by a mixture of coherent and
slow in our model. Therefore all programs that run correctly on their mixed-coherence memory
will run correctly on a mixture of coherent and PRAMmemory. The dierence between our mixture
of coherent and slow memories and their memory is that our model allows slow operations to be
propagated in a \best-eort" manner, i.e., they may not be observed by other processes, whereas
their weak operations need reliable message transmission.
Singh [28] denes causal and PRAM behaviors separately, using a rened notion of commutativ-
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ity [31]. He develops conditions under which such executions are sequentially consistent. Agrawal et
al. [2] give a formal denition for a mixture of causal and PRAM memories, in which they label
reads, but not writes. They dene a PRAM history in terms of the causality of subhistories, as we
do. The most salient dierence between their approach and ours arises because they do not model
the interactions between the PRAM portion of a history and the causal part. They neither require
the PRAM subhistory to respect the fact that the causal subhistory is strictly stronger|and hence
must be a subset of the PRAM one|nor do they have the causal subhistory recognize information
owing between its events through the PRAM subhistory, as we do. The three examples oered
in [2] include a linear equation solver that diers from our version, by being both synchronous and
centralized, which is unnecessarily restrictive.
With respect to our performance data, one may argue that this comparison of the completion
time of coherent writes and noncoherent writes is unfair because few coherent memories are im-
plemented using full replication. More ecient implementations such as directory based schemes
(see [14] for an example) exist. Our response to this argument is that there are some applications
(e.g., the linear solver of Section 5) which intrinsically generate a message trac that will be similar
to the trac generated by using full replication to implement shared memory. The characteristic
of such applications is that all participating processes read the values written by all other processes
regularly.
Our results suggest that network congestion can become a factor in applications using noncoher-
ent memory. This is because noncoherent memories allow implementations in which the latency of
an operation is independent of the message latency of the network. Thus applications can ood the
network with messages causing message loss and consequent congestion. In contrast, the latency of
coherent operations is dependent on the message latency of the network. Therefore, applications
using coherent memory are self-limiting in their message generation rate. The impact of network
congestion on the performance of asynchronous iterative methods that use noncoherent memories
is studied further in [18, 19].
Our measurements of the performance of the equation solver reveal that asynchronous iterative
methods can exhibit superlinear speedup when executed on noncoherent memory. This speedup
occurs because the parallel asynchronous method's update of xi may use more recent values of the
other elements of x than are available in a sequential implementation. It is for the same reason that
a Gauss-Seidel iteration converges faster than a Joacobi iteration, for the former allows permits
new values computed in the current iteration to be used as soon as they become available. By
contrast a Jacobi iteration insists that only values computed in the previous iteration inuence
those updated in the current one. However, the superlinear speedup is not sustained as the number
of processes increases because of the overhead of sending and receiving more messages.
Prototypes of Mermera have been implemented on a network of workstations, a CM-5 and a BBN
Buttery TC2000. The implementation of CO Write on the BBN Buttery described in [29] uses
a highly optimized pipelined locking protocol. The raw memory performance on these platforms
corroborate the potential for signicant performance improvements in some applications.
8 Conclusion
In this paper we presented a formal model for describing the behavior of several proposals for
noncoherent memories. Using this formalism we proved that asynchronous iterations converge even
when they execute on slow memory with a liveness guarantee. However, detecting the convergence
requires a stronger memory which brings out the need for the ability to have dierent types of
behaviors in the same program. Our formalism describes a correctness condition for programs
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with mixed behavior. This paper also described Mermera, a system that provides the programmer
with three types of noncoherent behaviors and one coherent behavior based on the formal model
developed earlier in the paper. In this paper, the performance of a linear equation solver using the
dierent behaviors provided by Mermera on a network of workstations is compared with that of a
program that uses only its coherent behavior. This comparison, despite being within the connes of
Mermera, suggests that dramatic performance improvements can be realized for some applications
by using noncoherent memory instead of coherent memory.
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